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Abstract— We obtain the output and transfer characteristics of 
graphene field-effect transistors by using the charge-control 
model for the current, based on the solution of the Boltzmann 
equation in the field-dependent relaxation time approximation. 
Closed expressions for the conductance, transconductance and 
saturation voltage are derived. We found good agreement with 
the experimental data of Meric et al. [Nature Nanotechnology 3, 
684 (2008)] without assuming carrier density-dependent velocity 
saturation. 
 
Index Terms—Graphene, high field effect, saturation velocity, 
simulation, transistors.  
 
I. INTRODUCTION 
N recent years, graphene has emerged as a novel mono-layer 
material with exotic physical properties [1, 2] for 
applications in high performance electronic devices [3, 4]. 
Namely the relation between the charge carrier energy E and 
the two-dimensional (2D) wave vector 2 2x yk k k= +  is 
linear i.e. FE v k= h , where 
810Fv  cm/s is the Fermi 
velocity, thereby reducing the band gap to a single point 
(Dirac point) [1]. In this framework all carriers have a velocity 
with the same absolute value that is one order of magnitude 
larger than in conventional III-V materials [5], making 
graphene a promising candidate for high-speed 
nanoelectronics. 
Recently, graphene field-effect transistors (GFETs) were 
successfully fabricated and exhibited I-V characteristics 
similar to conventional silicon MOS transistors [3]. Low field 
mobilities were however strongly degraded by the presence of 
coulombic space charge in the neighboring oxides, whereas 
 
Manuscript received October 19, 2010. This work was supported by the 
Department of Electrical and Computer Engineering at the University of 
Illinois at Urbana-Champaign.  
B. W. Scott is with the Department of Electrical and Computer 
Engineering and the Beckman Institute for Advanced Science and 
Technology, University of Illinois at Urbana-Champaign, Urbana, IL 61801 
USA (e-mail: scott27@illinois.edu).  
J. P. Leburton is with the Department of Physics, Department of Electrical 
and Computer Engineering, and the Beckman Institute for Advanced Science 
and Technology, University of Illinois at Urbana-Champaign, Urbana, IL 
61801 USA (phone: 217-333-6813; e-mail: jleburto@illinois.edu). 
 
Fig. 1.  Schematic of the GFET device. 
 
nonlinearities in the current-voltage characteristics were 
interpreted as caused by carrier velocity saturation for which 
the value would depend on the carrier concentration induced 
by gate voltages in the 2D graphene mono-layer. 
In this paper, we developed a charge-control model for 
GFETs that does not require the assumption of carrier density-
dependent saturation velocity to reproduce the experimental 
characteristics. Our model also provides closed form analytic 
expressions for the saturation voltage, conductance and 
transconductance of the device. 
 
II. TRANSISTOR STRUCTURE 
Fig. 1 shows a schematic of the GFET, where the graphene 
mono-layer sits on a thick SiO2 layer with capacitance Cback on 
top of a back gate that controls the source and drain resistance 
Rs at the same time as the channel threshold voltage with bias 
Vgback. A top gate of length L, separated from the graphene 
mono-layer by a thinner oxide with capacitance Ctop, controls 
the carriers in the channel with Vgtop. For the sake of 
comparison with experiment, we will only consider p-channel 
device operation, but our model is valid for n-channel 
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operation as well. 
 
III. MATH 
In order to model the transport characteristics of the GFET, 
we split the carrier distribution function into its even and odd 
parts so ( ) ( ) ( )even oddf k f k f k= +
r r r
. Then, it is well 
known that in the presence of randomizing collisions, and even 
in high fields, the Boltzmann transport equation can be written 
as [6] 
 
( ) ( ) ( )
1
even odd
x tot
eF
f k f k
k kτ
∂
= −
∂
r r
h
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with 
( ) ( )
1 1
itot ik kτ τ
= ∑  and the i-index indicates a 
particular scattering mechanism. F is the electric field. In the 
presence of strong inter-carrier scattering for high carrier 
concentration, the even part of the distribution is thermalized 
at an electronic temperature Te, and reads 
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where ( )F Fk k x=  defines the carrier concentration along 
the channel. In p-channel, the current can be calculated as  
 
( ) ( )4 odd
k
e
I v k f k
L
= ∑r
r r r r
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where L is the channel length, and the factor 4 accounts for the 
spin and the two-fold degeneracy of the Dirac point [1]. Here 
( ) (cos ,sin )Fv k v θ θ=
r
 and θ  is the angle between the 
electric field and the vector k
r
. Then for F F B ev k k Th   one 
can approximate ( )even
x
f k
k
∂
∂
v
 by a delta function centered 
around ( )Fk k− . After integration, and given Fk pπ=  
[7], the hole current in a 2D graphene layer reads 
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τ π=   (4) 
 
where W is the graphene layer width, p is the hole 
concentration and τ(p) is the relaxation time for a particular 
carrier concentration p. In the high field regime, we assume 
( ) ( )1lf cp F Fτ τ= +  where Fc is the critical field for the 
onset of high energy collisions such as remote phonons [8], for 
instance, ( ) 0lf ip p Nτ τ=  is the low field relaxation 
time dominated by scattering with charged impurities with 
density Ni [7], and τ0 is a time constant. By setting 
( )0 0F ie v p Nµ τ= h , one recovers the conventional 
current expression 
 
( )I Wepv F=   (5) 
 
with ( )0( ) 1 cv F F F Fµ= + , where the low field 
conductance lf pσ ∝ , as observed experimentally [1, 7]. 
In the charge-control model, close to the Dirac point, one 
can use the mass action law [9] to get 
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where p0 is the minimum sheet carrier concentration [7] and 
Q(x) is the electric charge density along the channel from 
source to drain given by ( ) ( )0top gQ x C V V x = − −   in 
the gradual channel approximation [10]. Here 
0 0g gtopV V V= −  where V0 is the threshold voltage of the 
GFET and is defined as [3] 
 
( )0 00 backgtop gback gback
top
C
V V V V
C
= + −   (7) 
 
where 0gtopV  and 
0
gbackV  designate the top and back gate 
voltages at the Dirac point respectively. However for 
( )
02
Q x
p
e
 , which is the case for all bias conditions 
considered in this analysis, one can write 
 
( ) ( )
Q x
p x
e
= .  (8) 
 
By integrating the current equation (5) from source to drain 
as in conventional MOS devices [10], and by taking into 
account the series resistance Rs at the source and drain [3], one 
gets 
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where ( ) ( )0top g ds d sQ L C V V I R= − − −  and 
( ) 00 ( )top g d sQ C V I R= − + . Solving for Id, one obtains a 
closed expression for the drain current 
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where Vds is the drain-source voltage, 
( ) ( )0 0 02 2c top gtop dsI W L V C V V Vµ= − −  and 
c cV F L= . 
From here, the low drain-source bias conductance is readily 
calculated by taking the derivative of the current expression 
(10) with respect to Vds as Vds goes to zero. One gets 
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where ( ) 01 c top cR W L C Vµ= , so that RcVc is independent 
on Vc, as is the conductance at low drain bias. The low drain-
source bias resistance reads 
 
0
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which establishes a linear relation between 1/gds and 1/Vg0 with 
a slope given by RcVc (inversely proportional to the mobility) 
and an asymptotic conductance value for large Vg0 reaching 
2Rs. 
In the same context, one obtains the expression for the 
drain-source saturation voltage as a function of the top gate 
voltage Vg0 by solving for Vds after setting the derivative of the 
current (10) with respect to Vds equal to zero which yields 
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with s cR Rγ = . Substituting the drain-source saturation 
voltage (13) into the current equation (10) enables us to obtain 
the expression of the saturation drain current as a function of 
the top gate voltage which reads 
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By taking the derivative of the saturation current with 
respect to the top gate voltage one derives the expression for 
the transconductance at saturation, 
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Additionally, the expression for the electric potential as a 
function of position along the channel length can be derived 
from the current equation (10) and is given by 
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where ( )0i d c topV I W F Cµ=  and the source is located at x 
= 0.  
 
IV. RESULTS 
In this section we discuss the results for the case of Vgback = -
40 V (V0 = 2.36 V) and of Vgback = +40 V (V0 = 0.64 V). In the 
former, the source and drain regions of the GFET are p-type, 
while in the latter, they are n-type; we notice that both 
threshold voltages are positive, and in both cases the top gate 
is biased negatively to form a p-channel. 
A. Vgback = -40 V 
Figs. 2 show the plots of both the low-bias conductance gds 
as a function of the top gate voltage, and the low-bias 
resistance Rds as a function of the inverse of the top gate 
voltage in the device configuration investigated in [3]. In fig. 
2a the solid curve is calculated from (11) with the mobility (µ0 
= 550 cm2/V·s) and source resistance value (Rs = 700 Ω) as 
explicitly given in [3] which gives a good agreement with the 
experimental data close to the minimum conductance, but 
underestimates the former by about 20% at high top gate bias. 
The dashed curve is the best fit of (11) with the experimental 
conductance with µ0 = 600 cm
2/V·s and Rs = 500 Ω, which 
indicates that the discrepancy with the previous data is 
essentially due to a different value of the source resistance. In 
fig. 2b one can see that the experimental resistance values 
display a linear relation with 1/Vg0 in agreement with (12). 
While their mobilities have similar values (within 10%) both 
theoretical curves are shifted from one another by the different 
values of the source resistance Rds. 
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Fig. 2.  (a) Small-signal source-drain conductance (gds) as a function of the 
top gate voltage minus the threshold voltage (Vg0) and (b) the small-signal 
source-drain resistance (Rds) as a function of the inverse of the top gate 
voltage minus the threshold voltage (1/Vg0) for Vgback = -40 V. 
 
In fig. 3a we display the I-V characteristics of the GFET for 
Vgback = -40 V. An excellent agreement between experiment 
and theory (10) is obtained with µ0 = 700 cm
2/V·s, Rs = 800 Ω, 
and Vc = 0.45 V for all gate biases, which provides the right 
current values for high (negative) Vds. Our mobility value is 
25% higher than Meric's fitted values (µ0 = 550 cm
2/V·s), 
while the source resistance is within 15% of the measured ones 
[3]. The up-kick in the drain current attributed to ambipolar 
transport for Vgtop = 0 V is simulated by a phenomenological 
current term proportional to ( )2( ) 1ds ds satV V −  [11]. For 
comparison, we also plot the current with the parameter values 
(µ0 = 600 cm
2/V·s and Rs = 500 Ω) that best fit the 
conductance characteristics in fig. 2, and for which we use Vc 
= 0.5 V (Fc = 5 kV/cm) for all gate biases, which gives the 
 
Fig. 3.  (a) Drain current (Id) as a function of drain-source voltage (Vds) and 
(b) hole concentration (left axis) and electric potential (right axis) for Vds = 
Vds(sat) as functions of position along the channel length (source is on the left) 
for Vgback = -40 V; Vgtop = 0 V, -1.5 V, -1.9 V and -3 V (from bottom to top). 
 
right current values at Vds = -3 V but overestimates the current 
at high (negative) gate and intermediate source-drain biases. 
The discrepancy between the two sets of fitting parameters are 
within the 15-25% range, which is not really excessive and 
may be due to the fact that in the case of the conductance fit, 
the experimental data are obtained for very low bias, whereas 
in the case of the I-V fit, the mobility µ0 and source resistance 
Rs values account for intermediate source-drain biases, which 
describe different transport processes (warm holes) with the 
onset of remote phonon scattering [8] at intermediate fields 
than low-bias transport only limited by impurity scattering [7]. 
Fig. 4b shows the carrier concentration (left axis) and electric 
potential (right axis) at the saturation onset (Vds = Vds(sat)) as 
functions of position along the channel length with the source 
located at x = 0. One can observe that the channel never 
experiences pinch-off since the carrier concentration never 
reaches the minimum sheet carrier concentration given 
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Fig. 4.  (a) Small-signal source-drain conductance (gds) as a function of the 
top gate voltage minus the threshold voltage (Vg0) and (b) the small-signal 
source-drain resistance (Rds) as a function of the inverse of the top gate 
voltage minus the threshold voltage (1/Vg0) for Vgback = +40 V. 
 
by p0 = 0.5 x 10
12 cm-2. Therefore we believe the current up-
kick at high source drain bias for Vgtop = 0 V may be due to 
other effects than electron injection from the drain side, such 
as impact ionization with carrier multiplication for instance 
[11]. 
B. Vgback = +40 V 
In figs. 4, we show the comparison between theoretical and 
experimental results for both the p-channel conductance and 
resistances. In fig. 4a, the solid curve is obtained from (11) 
with the parameters (µ0 = 1200 cm
2/V·s; Rs = 1200 Ω) given in 
[3], while the dashed curve uses µ0 = 400 cm
2/V·s and Rs = 
1000 Ω to fit the experimental data, which again display the 
linear relation predicted in (12) for the resistance as seen in 
fig. 4b. Here, the discrepancy between the two sets of values 
 
Fig. 5.  (a) Drain current (Id) as a function of drain-source voltage (Vds) and 
(b) hole concentration (left axis) and electric potential (right axis) for Vds = 
Vds(sat) as functions of position along the channel length (source is on the left) 
for Vgback = +40 V; Vgtop = -0.8 V, -1.3 V, -1.8 V, -2.3 V and -2.8 V (from 
bottom to top). 
 
for the fitting parameters is more dramatic since it affects both 
the slope (mobility), and to a less extent the asymptotic value 
of the source resistance. 
Fig. 5a shows the I-V characteristics of the GFET for Vgback 
= +40 V. Here the best fit is obtained with µ0 = 1200 cm
2/V·s, 
Rs = 1500 Ω and Vc = 1.5 V (Fc = 15 kV/cm) for all gate 
biases, which are also close to Meric's values [3], but 
significantly different from the best conductance fit on fig. 3 
that underestimates (overestimates) the current at low (high) 
(negative) gate bias. This high value for Fc compared to the 
GFET configuration with Vgback = -40 V is indicative of the 
higher saturation voltage for similar channel concentrations 
(indeed the curves for Vgtop = -1.8 V and -2.8 V on the one 
hand (Vgback = +40 V), and Vgtop = 0 V and -1.5 V on the other 
hand (Vgback = -40 V) have similar charges at the source), while 
the higher source resistance provides lower current than for 
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Fig. 6.  Calculated drain-source voltage (Vds(sat)) as a function of the top gate 
voltage (Vgtop) for two Vgback biases. The bars are estimated values from the 
experimental data [3]. 
 
Vgback = -40 V, despite the higher mobility. 
Fig. 5b shows the carrier concentration and electric potential 
at the saturation onset (Vds = Vds(sat)) as functions of position 
along the channel length for the different gate biases. From a 
general standpoint, carrier concentrations are lower than for 
the case with Vgback = -40 V, because of the lower threshold 
voltage (V0 = 0.64 V instead of V0 = 2.36 V). Again, it can be 
seen that the channel never experiences pinch-off since the 
carrier concentration never reaches the minimum sheet carrier 
concentration. 
C. Transfer Characteristics 
In fig. 6 we plot the drain-source saturation voltage as a 
function of gate bias (13) for the two GFET configurations. 
The vertical bars on the plot represent the approximate range 
of the saturation drain-source voltage obtained from the 
experimental plots [3]. One notices the excellent agreement 
between theory and experiment, especially for the Vgback = -40 
V condition, whereas the discrepancy for the Vgback = +40 V 
configuration is due to the uncertainty in ascertaining the 
experimental values that fall out of the figure. One also notices 
the steeper variation of the saturation voltage in the latter case 
compared to the former case, which is reflected in the larger 
value of the critical fields to reproduce the experimental data. 
In fig. 7 we plot the saturation current as a function of the 
top gate voltage (14). For the case Vgback = -40 V, the 
extraction of the experimental values of the saturation current 
is straightforward, except for high top gate biases for which 
the current has not saturated (fig. 3a), and shows an excellent 
agreement with our model. For the case Vgback = +40 V the bars 
are estimates of experimental values because the current does 
not saturate for all values of Vgtop over the range of the source-
 
Fig. 7.  Calculated saturation current (Id(sat)) as a function of the top gate 
voltage (Vgtop) for two Vgback biases. Crosses (+) and bars (I) are estimated 
from the experimental data [3]. 
 
 
Fig. 8.  Calculated transconductance at saturation (gm
sat) as a function of the 
top gate voltage (Vgtop) for two Vgback biases. 
 
drain voltage (fig. 5a). For both Vgback, it can be seen that the 
relationship between the saturation current and top gate 
voltage is linear, and an excellent agreement between theory 
and experiment is obtained with discrepancies occurring at low 
top gate biases. 
We also display the profile of the transconductance at 
saturation as a function of top gate voltage (15) in fig. 8. One 
notices that for Vgback = +40 V, gm is much more drastically 
affected by the variation of the top gate voltage than for the 
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Vgback = -40 V condition. This is due to the Vc term in (15) 
since the critical field, and consequently the critical voltage, is 
much larger when Vgback = +40 V. 
 
V. DISCUSSION AND CONCLUSIONS 
We provide a coherent model for the output and transfer 
characteristics of GFETs with two back-gate bias 
configurations, for which the source and drain contacts are 
either p- or n-type. For unipolar transport, closed form 
expressions are obtained for the current, low drain bias 
conductance, transconductance at saturation, saturation 
voltages, saturation currents and potential along the channel, 
which rely on three parameters i.e. low field carrier mobility, 
source-drain resistance and critical field for the high energy 
carrier scattering, to reproduce the experimental I-V 
characteristics for each back-gate condition. In particular we 
predict a linear dependence of the low-field resistance versus 
inverse gate voltage, which is quantitatively confirmed, while 
we point out a discrepancy between the parameter values used 
for the gds-Vg0 plots and the I-V characteristics, especially for 
positive back gate voltage, which has not been resolved so far. 
However the predicted quasi-linear dependence between 
saturation voltage and gate voltage is well confirmed 
experimentally. 
Let us emphasize that our model relies on only one Fc 
parameter to describe the current at high drain biases for all 
top gate biases, which according to the velocity field relation 
v(F) implies a single saturation velocity vsat = 3.2 x 10
6 cm/s 
(1.8 x 107 cm/s) for Vgback = -40 V (+40 V), unlike Meric's 
model that requires a concentration dependent saturation 
velocity to fit the experimental data. In this respect, let us point 
out that close analysis of the source-drain field profile 
indicates that the maximum fields achieved in the highest drain 
biases are only a few times the critical field values Fc, which is 
far from achieving saturation; it is therefore quite possible that 
the velocity-field relation acquires a lower slope due to remote 
phonon scattering rather than saturating [12]. 
Finally, we also point out that detailed analysis of the charge 
control model indicates that even for the lowest (negative) top 
gate bias i.e. Vgtop = 0 V (-0.8 V) for Vgback = -40 V (+40 V), 
the channel never reaches pinch-off, which suggests that the 
current increase at high drain biases may be due to other 
causes than electron injection [11]. 
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